We consider self-testing 
Introduction
In recent years, wireless sensor networks (WSN) have become available for use in various industrial control, environmental and military applications. A WSN is a system composed of small, wireless nodes that cooperate on a common distributed application under strict energy, cost, noise and maintenance constraints. The ability to build reliable WSNs is essential to their acceptance in many applications. It is shown (see e.g. [1] ) that the in-field self-test of individual nodes throughout their lifetime is needed to achieve sufficient WSN reliability and availability in the face of the overwhelming system-level constraints.
In-field test can be performed using a built-in selftest (BIST) infrastructure incorporated into wireless nodes. Hardware BIST, however, is often not possible. Dedicated test circuitry incurs a performance, area, and energy overhead [2] , and in general is not preferable for low-cost WSN nodes, which are often built with commercial off-the-shelf (COTS) components. Therefore a software-based self-test (SBST) is considered as an effective alternative that can provide high quality at-speed testing with miniscule area and performance overhead. Such an SBST solution utilizes existing microcontroller instruction set to perform a self-test of all digital and mixed-signal components in a WSN node. In addition to the test quality, energy consumption is a major concern in testing WSN nodes.
Energy optimization of hardware, and even more so for software is a complex problem that is further hampered by lack of accurate power models, especially for purchased IP cores and COTS processors. Furthermore, energy consumption is a global phenomenon that depends on the precise interplay of all components in the system, including modern wireless protocols that dynamically adjust the transmission energy. Calculating the energy consumed during wireless node SBST based on an accurate model is then beyond our reach. Instead, for the SBST development without a comprehensive power model, we can rely on measuring the exact consumption profile. For this, we require a complete WSN node [1] outfitted with the accurate current sensing circuitry.
The SBST studied here considers the complete WSN node, including CPU, memories and an RF module, as its major components. For the processor core, we design SBST by exploiting its instruction set functionality and some knowledge of its structure (e.g., major buses). Instruction-level techniques select addressing modes, operands with minimal Hamming distance and weight and combine instructions through dynamic programming. The increasingly essential FLASH memory is tested by a March-type algorithm implemented in energy-efficient test software. An RF module characterization test is further devised. It uses our network test architecture to achieve the cooperation of several nodes in finding accurately whether the module meets the major parts of the RF specification. The test time and energy consumption are further reduced by the interleaving of module test codes, as a special case of test scheduling focused around prevalent FLASH test latencies. All the major design steps are based on the gathered energy profiling information, rather than simplistic models. The proposed techniques are flexible and cost-effective for a variety of networked embedded systems.
Section 3 presents the instruction-level SBST energy reduction method. The embedded FLASH tests, and time interleaving used for energy and time reduction are presented in Section 4. RF module validation testing is outlined in Section 5. Section 6 demonstrates the efficiency of our methods by current measurements performed on a real wireless node.
Overview of the test methodology
A generic wireless node has at least an embedded microcontroller and an RF module, Figure 1 . A microcontroller with its embedded memory performs data processing and control tasks. It can also be used to implement node self-testing, to interpret and communicate test results. An RF module combines the operations of an RF transceiver, balun circuitry and an antenna for seamless wireless transmission within a given specification. Modern RF modules support several low-power modes and provide encryption and media access control protocol support. Figure 1 Generic node architecture High system availability requires quick fault detection and its repair, hence nodes should test themselves [1] , as a part of the broader in-field network test architecture. In such a scheme, a dedicated Task Manager Node (TMN) remotely activates and then coordinates a self-testing session of a Node Under Test (NUT) through a wireless channel.
RF module
Since wireless nodes are currently mostly made of IP cores and COTS, the possibility of adding self-test hardware is limited, and certain to induce additional cost. Hence, SBST is an appealing choice.
Energy reduced SBST of CPU
In early 1980's, Thatte, Abraham and Brahme [3] , [4] proposed an s-graph model at a Register Transfer Level (RTL) to express a microprocessor selftest objective, and used functional fault models for instruction-level test generation. Further graph-based functional testing methods were proposed in [5] , [6] .
Modern SBST of microprocessors falls into two categories. The first group includes functional SBST approaches [7] , [8] employed at a high level of abstraction. The second category represents a structural SBST [9] [10], [11] , which requires a fault-driven test development. Fault coverage of a functional fault model is usually low, even with numeous manual interventions, while the test set can be lengthy [7] , [8] .
The structural SBST methodology in [10] is based on deterministic test generation targeting structural faults of individual processor components. The high coverage (>95%) SBST from [11] explores a divideand-conquer approach targeting individual components for stuck-at faults and defines different test priorities for processor components. It combines desirable characteristics of functional testing (like test development at high level using the processor instruction set) with good use of RTL information.
Instruction level energy reduction methods
The testing of a WSN node processor core presented here augments the framework in [11] with a classical dynamic programming approach to code optimization, as in [12] . The optimality criterion is expressed here in terms of software energy consumption, rather than the program length, with instruction energy profile obtained from measurements.
The realistic model of the software energy consumption in a modern processor is hard to obtain, even when its full netlist is available. The energy consumed by a test code is equal to the sum of energies used by all the instructions executed. Furthermore, there is a dependency on the values of instruction parameters (operands, registers, addresses, etc.), referred to as energy sensitive factors [13] , [14] . In a very simplistic model, energy consumption is proportional to the Hamming distance between consecutive instructions, and the weight in the current values of the energy sensitive factors.
In absence of good models, we ultimately rely on measuring the current during a test. By repeatedly executing short instruction sequences we obtain energy consumption profiles accurate to the instruction level, including accounting for energy sensitive factors and addressing modes. Obtained energy profiles let us employ instruction-level energy reduction based on the exact knowledge of the per-instruction energy consumption. Methods for energy reduction include selecting and combining instructions with the fewest CPU cycles, and selecting operands with least Hamming distance and weight.
Instruction Selection and Combination: Starting with SBST code such as in [11] , our procedure performs a series of localized instruction replacements towards obtaining energy-optimized test code. To minimize SBST energy, an instruction selection step chooses instructions requiring the least amount of CPU cycles, while preserving the test coverage. Instruction combination is another instruction-level reduction method exploiting collateral coverage for other not-targeted components. We may use the same instruction sequence for different component operation testing such as ALU test and data bus test. The duplicated instruction sequences can be combined with the similar dynamic programming approach in [12] . This instruction combination will decrease the instruction sequence length without harming fault coverage of each component.
Operand Selection:
The weights of the instruction operands and the Hamming distance between successive instructions are of major concern in energy reduction addressed by operand selection. Based on the above instruction-level energy reduction methods and SBST from [11] , our SBST method is shown in Algorithm 1. Steps 1-3 identify CPU components tests, as well as instruction sequences that test components fully.
Step 4 uses the information extracted in the previous steps; the components that appear in a CPU core are sorted by test priorities. Instructions selection and combination (Step 6) are followed by operand selection with least Hamming distance and weight (Step 7).
Efficient SBST of memory
The trend of incorporating growing amounts of FLASH will make the FLASH test predominant in a wireless node SBST. FLASH is a non-volatile memory that allows erasing the memory data in blocks. The conventional RAM testing methods are not applicable because FLASH cannot perform random access erase. In [15] , an efficient March-type algorithm (March FT) was proposed for conventional and memory disturb faults [15] . We use the March FT algorithm as a starting point, to which we first apply the instruction selection and combination methods from Section 3.1. Next, we consider bus switching activity reduction.
Efficiency of SBC addressing
A method that minimizes the Hamming distance between the consecutive addresses during March-type tests was introduced in [16] . Authors replace the usual binary (consecutive) address sequence with the Single Bit Convert (SBC) addressing by which the address bus transitions are reduced by 50%. Total energy reduction claimed was between 18% and 77% for different sizes of standalone RAM memories.
In absence of detailed energy models, energy profiling is indispensable in devising energy-efficient memory SBST. We establish by measurements that the SBC method might actually increase energy consumption. Figure 2 compares measured currents for SBC and the binary addressing for on-chip FLASH testing on TI MSP430 processor. Although the SBC addressing draws less average current on the bus, the overall energy consumption is higher. For embedded memories (such as in MSP430 processor), the energy overhead (proportional to time * current) in instructions needed to implement conversion from binary to SBC (e.g. shift, xor and mov) is more costly than the amount saved by SBC encoding.
We conclude that the energy reduction by switching activity minimization on memory bus requires energy profiling to infer the relation between the parts. Figure 3 . The efficiency of time interleaving depends on the size of the FLASH, test code, timing and energy consumption relation between FLASH (erase/program/read) and other components. There is also a possible overhead in transferring the test code to RAM. Energy reduction (%) = (E Before -E After )/ E Before Where E Before and E After are the total software energy consumed before and after the time interleaving. Figure 3 The concept of time interleaving
Time interleaving FLASH and other tests
From above equations, the amount of energy and time reduction due to interleaving alone increases with the size of the FLASH and the proportional disparity between the FLASH and CPU speeds, both of which increase with advances in technology.
Characterization testing of RF module
Failures such as broken/dislodged antenna and RF circuit parameter drifting can prevent the RF module from meeting the specification. For the same reasons as in previous sections, we concentrate again on in-field test scenario, using our network test architecture.
Instead of loopback mode tests, we characterize the complete RF module (including antenna). The key specifications of IEEE 802.15.4 [18] are in Table 1 . 
where P R , P T are the receiving and transmitting signal power; G T , G R are the antenna gain for transmitter and receiver; f is a working frequency and d is a distance. Figure 4 shows the test setup for first two specifications. Received power for test packets that are continuously sent from NUT is read at TMN from the registers of the receiver IC [17] . The transmitted power is then calculated from the received power, frequency and a distance using Eqn. (1) . Similarly, receiver sensitivity of NUT is obtained by sending test packets from TMN to NUT, and searching for the transmit level at which the 1% PER is observed. Finally, Eqn.
Transmitted power and receiver sensitivity
(1) directly determines the receiver sensitivity as the received power at which PER is smaller than 1%. Figure 4 Transmit and receiver sensitivity test
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In both cases, we ensure that the PER is < 1% by performing sweeps in test SW through the transmit power levels until reaching the 1% threshold.
A multi-channel physical layer specification requires good interference rejection between channels. The specification distinguishes adjacent and alternate channels. For instance, channel 13 and 14 as adjacent, while channels 11 and 15 are alternate. Figure 5 Testing adjacent channel rejection The test setup for adjacent/alternate channel rejection uses three nodes, Figure 5 . TMN is the transmitter, NUT is the receiver, and the third node is the interference source. The signal level from TMN is set to values required in [18] . By sweeping through the interference levels, for the PER crossing 1%, we then apply twice Friis equation. From frequencies, distances d1 and d2 ( Figure 5) , and the received power levels, we calculate the emitted power levels. Channel rejection is the difference in two power levels in dB.
Energy considerations for RF testing
The instruction-level energy reduction method and time interleaving are applicable throughout the RF test. Additional optimization steps include the sweeping in the order of increasing power level in Section 5.1. In this way, the transmit energy level is increased only when needed; transmit energy increase step can also be adjusted dynamically, based on the power differential between steps and again by Eqn (1).
Modern wireless protocols incorporate several energy reduction techniques, including the use of beacon signals. Testing of WSN node is periodically activated by the beacon signal, and the NUT mostly enters the sleep mode between beacons. 
Experimental results
Our SBST and energy reduction methods were implemented, and results were measured for a baseline node in [1] (photo omitted for space reason). The node contains a TI MSP430 microcontroller, a CC2420 RF transceiver and a printed antenna integrated directly on a PCB, as detailed out in [20] .
The current measurement setup added to the board is outlined in Figure 7 . It measures the instantaneous current drawn by the processor. Figure 7 Current measurement block diagram Energy consumption for MSP430 CPU testing method in Section 3.1 is recorded in Table 2 , together with the baseline SBST before applying energy reduction method in Algorithm 1. We observe a 21.2% energy reduction and a 20.1% time reduction by using all instruction selection and combination techniques. We also show the energy reduction achieved by using only the operand selection technique, to indicate the relative savings by different components. 
Current measurement for time interleaving
We implemented the proposed time interleaving, Section 4.2, and present the results for two cases: time interleaving between FLASH and RAM testing, and time interleaving between FLASH and RF module testing. Table 3 gives the description of different test routines in these two cases. Figure 8 shows the current measurement result before and after time interleaving between FLASH erase and RAM testing within embedded memories in the MSP430 microcontroller (TI). Since one block (512 bytes) is the minimum unit for FLASH erases in the MSP430, we will take one block of FLASH testing as an example to show the efficiency of time interleaving. Modes 5-7 are the first three elements of the March FT algorithm for FLASH and modes 8-9 are the main parts of the March X algorithm for RAM. 
Network testing for RF module
The RF module consists of the RF transceiver, a balun circuit and a printed antenna, the latter two detailed out in [20] . A 2.4GHz IEEE 802.15.4/Zigbee RF transceiver [17] has 8 programmable transmission power levels and a built-in received signal strength indicator (RSSI). The gains of the printed antenna, G T and G R are both 8dB [20] . The results in Table 6 show that our RF module meets the specification [18] . 
Conclusions
In this paper, we presented a comprehensive systemlevel low power SBST method for wireless nodes. The test scheme is primarily aimed at in-field testing, but can be applied to manufacturing test as well. For CPU SBST, instructions with fewest cycles and operands with least Hamming distance and weight are selected via dynamic programming approach. The CPU testing energy reduction of 21.2% is observed by current measurement on a prototype node. Time interleaving of the embedded FLASH tests is a major system-level technique used to reduce the energy consumption and the test time. In addition to the above energy reduction techniques, RF module test can benefit from the transmit energy optimization and the use of low-power modes native to the modern protocols.
